IN  $\Box$ 

 $DT \square$ 

V<sub>CC</sub> □

PGND I

D PACKAGE (TOP VIEW)

SLVS195C - FEBRUARY 1999 - REVISED JANUARY 2001

7

6

8 D BOOT

☐ HIGHDR

□ BOOTLO

5 TOWDR

- Floating Bootstrap or Ground-Reference **High-Side Driver**
- **Adaptive Dead-Time Control**
- 50-ns Max Rise/Fall Times and 100-ns Max Propagation Delay – 3.3-nF Load
- **Ideal for High-Current Single or Multiphase Power Supplies**
- 2.4-A Typical Peak Output Current
- 4.5-V to 15-V Supply Voltage Range
- **Internal Schottky Bootstrap Diode**
- Low Supply Current....3-mA Typical
- -40°C to 125°C Operating Virtual Junction **Temperature**
- Available in SOIC Package

# description

The TPS2832 and TPS2833 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using switching controllers that do not have MOSFET drivers. The drivers are designed to deliver 2.4-A peak currents into large capacitive loads. The high-side driver can be configured as a ground-reference driver or as a floating bootstrap driver. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions and provides high efficiency for the buck regulator.

The TPS2832 has a noninverting input. The TPS2833 has an inverting input. The TPS2832/33 drivers, available in 8-terminal SOIC packages, operate over a junction temperature range of -40°C to 125°C.

### **AVAILABLE OPTIONS**

	PACKAGED DEVICES
ТЈ	SOIC (D)
-40°C to 125°C	TPS2832D TPS2833D

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS2832DR)

### **Related Synchronous MOSFET Drivers**


DEVICE NAME	ADDITIONAL FEATURES INPUTS		
TPS2830	ENABLE OVALO LODOVADAD	01400	Noninverted
TPS2831	ENABLE, SYNC and CROWBAR	CMOS	Inverted
TPS2834	ENABLE OVALORO AL ODOM/DAD		Noninverted
TPS2835	ENABLE, SYNC and CROWBAR	TTL	Inverted
TPS2836	W/O ENABLE OVALO LODOW/DAD		Noninverted
TPS2837	W/O ENABLE, SYNC and CROWBAR	TTL	Inverted



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# functional block diagram



# **Terminal Functions**

TERMIN	NAL		DECORPTION
NAME	NO.	1/0	DESCRIPTION
воот	8	I	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO terminals to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 $\mu F$ and 1 $\mu F$ . A 1-M $\Omega$ resistor should be connected across the bootstrap capacitor to provide a discharge path when the driver has been powered down.
BOOTLO	6	0	This terminal connects to the junction of the high-side and low-side MOSFETs.
DT	3	-1	Dead-time control terminal. Connect DT to the junction of the high-side and low-side MOSFETs
HIGHDR	7	0	Output drive for the high-side power MOSFET
IN	1	ı	Input signal to the MOSFET drivers (noninverting input for the TPS2832; inverting input for the TPS2833).
LOWDR	5	0	Output drive for the low-side power MOSFET
PGND	2		Power ground. Connect to the FET power ground.
VCC	4	I	Input supply. Recommended that a 1 $\mu F$ capacitor be connected from $V_{\hbox{\footnotesize{CC}}}$ to PGND.



SLVS195C - FEBRUARY 1999 - REVISED JANUARY 2001

## detailed description

### low-side driver

The low-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

### high-side driver

The high-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a ground-reference driver or a floating bootstrap driver. The internal bootstrap diode, is a Schottky for improved drive efficiency. The maximum voltage that can be applied between the BOOT terminal and ground is 30 V.

# dead-time (DT) control<sup>†</sup>

Dead-time control prevents shoot through current from flowing through the main power FETs during switching transitions by controlling the turn-on times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrain) is low; the DT terminal connects to the junction of the power FETs.

### IN<sup>†</sup>

The IN terminal is a digital terminal that is the input control signal for the drivers. The TPS2832 has a noninverting input; the TPS2833 has an inverting input.

†High-level input voltages on IN and DT must be greater than or equal to 0.7V<sub>CC</sub>.



SLVS195C - FEBRUARY 1999 - REVISED JANUARY 2001

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)
Input voltage range: BOOT to PGND (high-side driver ON)
BOOTLO to PGND
BOOT to BOOTLO
IN (see Note 2)
DT (see Note 2)
Continuous total power dissipation See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>
Storage temperature range, T <sub>stq</sub>
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	600 mW	6.0 mW/°C	330 mW	240 mW

### recommended operating conditions

	MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	15	V
Input voltage BOOT to PGND	4.5	28	V

# electrical characteristics over recommended operating virtual junction temperature range, $V_{CC}$ = 6.5 V, $C_L$ = 3.3 nF (unless otherwise noted)

### supply current

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Supply voltage range			4.5		15	V
	V <sub>CC</sub> =15 V				100	μΑ	
Vcc	Quiescent current	V <sub>CC</sub> =12 V, f <sub>SWX</sub> = 200 kHz, CHIGHDR = 50 pF,	BOOTLO grounded, CLOWDR = 50 pF, See Note 3		3		mA

NOTE 3: Ensured by design, not production tested.



NOTES: 1. Unless otherwise specified, all voltages are with respect to PGND.

<sup>2.</sup> High-level input voltages on the IN and DT terminals must be less than or equal to VCC.

electrical characteristics over recommended operating virtual junction temperature range,  $V_{CC} = 6.5 \text{ V}$ ,  $C_L = 3.3 \text{ nF}$  (unless otherwise noted) (continued)

### output drivers

	PARAMETER	₹	TEST CONDIT	TONS	MIN	TYP	MAX	UNIT	
		Duty cycle < 2%,	VBOOT - VBOOTLO = 4.5 V,	VHIGHDR = 4 V	0.7	1.1			
	High-side sink (see Note 4)	t <sub>DW</sub> < 100 μs	VBOOT - VBOOTLO = 6.5 V,	VHIGHDR = 5 V	1.1	1.5		Α	
	(300 14010 4)	(see Note 3)	$V_{BOOT} - V_{BOOTLO} = 12 V$	V <sub>HIGHDR</sub> = 10.5 V	2	2.4			
	High-side	Duty cycle < 2%,	$V_{BOOT} - V_{BOOTLO} = 4.5 V$	V <sub>HIGHDR</sub> = 0.5V	1.2	1.4			
	source	t <sub>pw</sub> < 100 μs	$V_{BOOT} - V_{BOOTLO} = 6.5 V_{s}$	V <sub>HIGHDR</sub> = 1.5 V	1.3	1.6		Α	
Peak output-	(see Note 4)	(see Note 3)	$V_{BOOT} - V_{BOOTLO} = 12 V$	VHIGHDR = 1.5 V	2.3	2.7			
current	I am at da at at	Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V},$	V <sub>LOWDR</sub> = 4 V	1.3	1.8			
	Low-side sink (see Note 4)	t <sub>pw</sub> < 100 μs	$V_{CC} = 6.5 \text{ V},$	V <sub>LOWDR</sub> = 5 V	2	2.5		Α	
	(666 ) (616 )	(see Note 3)	V <sub>CC</sub> = 12 V,	V <sub>LOWDR</sub> = 10.5 V	3	3.5			
	Low-side source (see Note 4)	Duty cycle < 2%, t <sub>pw</sub> < 100 μs (see Note 3)	$V_{CC} = 4.5 \text{ V},$	$V_{LOWDR} = 0.5V$	1.4	1.7		А	
			$V_{CC} = 6.5 \text{ V},$	$V_{LOWDR} = 1.5 V$	2	2.4			
			V <sub>CC</sub> = 12 V,	V <sub>LOWDR</sub> = 1.5 V	2.5	3			
	High-side sink (see Note 4)		$V_{BOOT} - V_{BOOTLO} = 4.5 V_{s}$	VHIGHDR = 0.5 V			5	Ω	
			$V_{BOOT} - V_{BOOTLO} = 6.5 V_{s}$	VHIGHDR = 0.5 V			5		
			$V_{BOOT} - V_{BOOTLO} = 12 V$	VHIGHDR = 0.5 V			5		
	High-side source (see Note 4)		$V_{BOOT} - V_{BOOTLO} = 4.5 V_{s}$	VHIGHDR = 4 V			75		
			$V_{BOOT} - V_{BOOTLO} = 6.5 V$	V <sub>HIGHDR</sub> = 6 V			75	Ω	
Output			$V_{BOOT} - V_{BOOTLO} = 12 V$	V <sub>HIGHDR</sub> =11.5 V			75		
resistance			$V_{DRV} = 4.5 V,$	$V_{LOWDR} = 0.5 V$			9		
	Low-side sink (se	ee Note 4)	V <sub>DRV</sub> = 6.5 V	$V_{LOWDR} = 0.5 V$			7.5	Ω	
			V <sub>DRV</sub> = 12 V,	V <sub>LOWDR</sub> = 0.5 V			6		
			$V_{DRV} = 4.5 V,$	V <sub>LOWDR</sub> = 4 V			75	Ω	
	Low-side source	(see Note 4)	$V_{DRV} = 6.5 V,$	V <sub>LOWDR</sub> = 6 V			75		
			V <sub>DRV</sub> = 12 V,	V <sub>LOWDR</sub> = 11.5 V			75		

NOTES: 3. Ensured by design, not production tested.

4. The pull-up/pull-down circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the Rds(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

### dead time

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{IH}$	High-level input voltage	LOWIDD	Occasilla IV	0.7V <sub>CC</sub>			.,
$V_{IL}$	Low-level input voltage	LOWDR	Over the V <sub>CC</sub> range (see Note 3)			1	V
VIH	High-level input voltage	DT	Over the Vee range	0.7V <sub>CC</sub>			V
$V_{IL}$	Low-level input voltage	וטו	Over the V <sub>CC</sub> range			1	V

NOTE 3: Ensured by design, not production tested.

### digital control terminals

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
١	/IH High-level input voltage	Over the Vee range	0.7V <sub>CC</sub>			V
١	/ <sub>IL</sub> Low-level input voltage	Over the V <sub>CC</sub> range			1	V



# **TPS2832, TPS2833** FAST SYNCHRONOUS-BUCK MOSFET DRIVERS WITH DEAD-TIME CONTROL SLVS195C - FEBRUARY 1999 - REVISED JANUARY 2001

# switching characteristics over recommended operating virtual junction temperature range, $C_L=3.3~\mathrm{nF}$ (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT		
		$V_{BOOT} = 4.5 V$	V <sub>BOOTLO</sub> = 0 V			60			
	HIGHDR output (see Note 3)	$V_{BOOT} = 6.5 V$	VBOOTLO = 0 V			50	ns		
Diag time		V <sub>BOOT</sub> = 12 V,	V <sub>BOOTLO</sub> = 0 V			50			
Rise time		V <sub>CC</sub> = 4.5 V				40			
	LOWDR output (see Note 3)	V <sub>CC</sub> = 6.5 V				30	ns		
		V <sub>CC</sub> = 12 V				30			
		$V_{BOOT} = 4.5 V$	V <sub>BOOTLO</sub> = 0 V			60			
	HIGHDR output (see Note 3)	$V_{BOOT} = 6.5 V$	V <sub>BOOTLO</sub> = 0 V			50	ns		
<b>Fall 4:</b>		V <sub>BOOT</sub> = 12 V,	VBOOTLO = 0 V			50			
Fall time	LOWDR output (see Note 3)	V <sub>CC</sub> = 4.5 V				40			
		V <sub>CC</sub> = 6.5 V				30	ns		
		V <sub>CC</sub> = 12 V				30			
	HIGHDR going low (excluding dead time) (see Note 3)	$V_{BOOT} = 4.5 V$	VBOOTLO = 0 V			130	ns		
		$V_{BOOT} = 6.5 V$	V <sub>BOOTLO</sub> = 0 V			100			
Duama matiana dalah tima		$V_{BOOT} = 12 V$	V <sub>BOOTLO</sub> = 0 V			75			
Propagation delay time	1004/22	$V_{BOOT} = 4.5 V$	VBOOTLO = 0 V			80			
	LOWDR going high (excluding dead time) (see Note 3)	$V_{BOOT} = 6.5 V$	VBOOTLO = 0 V			70	ns		
	(excluding dead lime) (eee Nete e)	V <sub>BOOT</sub> = 12 V,	VBOOTLO = 0 V			60			
	1.004/55	V <sub>CC</sub> = 4.5 V				80			
Propagation delay time	LOWDR going low (excluding dead time) (see Note 3)	V <sub>CC</sub> = 6.5 V				70	ns		
	(exclusing usua inne) (ess note s)	V <sub>CC</sub> = 12 V				60			
	DT (a LOW/DD and	V <sub>CC</sub> = 4.5 V		40		170			
Driver nonoverlap time	DT to LOWDR and LOWDR to HIGHDR (see Note 3)	V <sub>CC</sub> = 6.5 V		25		135	ns		
	LOWER TO FIND THAT (See NOTE 3)	V <sub>CC</sub> = 12 V		15		85			

NOTE 3: Ensured by design, not production tested.




**FALL TIME** 

vs


**SUPPLY VOLTAGE** 


### **TYPICAL CHARACTERISTICS**



50  $C_{L} = 3.3 \text{ nF}$ T<sub>J</sub> = 25°C 45 40 tf - Fall Time - ns 35 **High Side** 30 25 Low Side 20 15 10 5 6 9 10 V<sub>CC</sub> - Supply Voltage - V









POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265


### TYPICAL CHARACTERISTICS



# LOW-TO-HIGH PROPAGATION DELAY TIME



# HIGH-TO-LOW PROPAGATION DELAY TIME vs



### **HIGH-TO-LOW PROPAGATION DELAY TIME**

Figure 6






Figure 8

## **TYPICAL CHARACTERISTICS**





## TYPICAL CHARACTERISTICS



### **INPUT THRESHOLD VOLTAGE**




Figure 15

### **APPLICATION INFORMATION**

Figure 16 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2833 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3 V output. The circuit can supply 3 A continuous load and the transient load is 5 A. The converter achieves an efficiency of 94% for  $V_{IN} = 5$  V,  $I_{load} = 1$  A, and 93% for  $V_{in} = 5$  V,  $I_{load} = 3$  A.




Figure 16. 3.3 V 3 A Synchronous-Buck Converter Circuit

SLVS195C - FEBRUARY 1999 - REVISED JANUARY 2001

### APPLICATION INFORMATION

Great care should be taken when laying out the pc board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across  $V_{CC}$  and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A) This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have any other EMI problems and the power supply will be relatively free of noise.




## **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

# 14 PIN SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated